Understanding video signals and building video controller circuits is always a challenge. But things are getting easier. I recently took another look at the VGA video signal and realized that I could build a VGA monitor controller with just two binary counters, four flip-flops, and 11 AND gates. Yes, that’s right, just two 10-bit binary up counters, four SR flip-flops, and 11 AND gates! Now, of course, this isn’t a replacement for your high-end graphics card in your PC, nor is it even a low-end video card, but it’s capable of displaying images on a standard VGA monitor. Most importantly, this simple VGA monitor controller circuit allows you to easily understand how the VGA monitor works and how to control it. When I presented this to my introductory digital logic design class, the students were totally amazed that it could be this simple.

**PIKELS ON SCREEN**

To begin, you need to understand how a VGA monitor works. The monitor screen for a standard VGA format contains 640 columns by 480 rows of picture elements called pixels (see Figure 1). An image is displayed on the screen by turning on and off individual pixels. Turning on one pixel doesn’t represent much, but combining numerous pixels generates an image. The monitor continuously scans through the entire screen, rapidly turning individual pixels on and off. Although pixels are turned on one at a time, you get the impression that all the pixels are on because the monitor scans so quickly. This is why old monitors with slow scan rates flicker.

Figure 1 shows that the scanning starts from row 0, column 0 in the top left corner of the screen and moves to the right until it reaches the last column. When the scan reaches the end of a row, it retraces to the beginning of the next row. When it reaches the last pixel in the bottom right corner of the screen, it retraces back to the top left corner and repeats the scanning process. In order to reduce flicker on the screen, the entire screen must be scanned 60 times per second (or more). During the horizontal and the vertical retraces, all the pixels are turned off.

**FIVE CONTROL SIGNALS**

The VGA monitor is controlled by five signals: red, green, blue, horizontal synchronization, and vertical synchronization. The three color signals, collectively referred to as the RGB signal, control the color of a pixel at a given location on the screen. They are analog signals with voltages ranging from 0 to 0.7 V. Different color intensities are obtained by varying the voltage. For simplicity, your circuit could treat these three color signals as digital signals, so you could just turn each one on or off. As Figure 2a demonstrates, such a circuit would be capable of displaying only eight colors ($2^3 = 8$). Figure 2b shows a slightly enhanced digital-to-analog converter circuit that can display up to 64 colors ($2^6$).

The horizontal and vertical synchronization signals are used to control the timing of the scan rate. Unlike the three analog RGB signals, these two sync signals are digital signals. In other words, they take on either a logic 0 or a logic 1 value. The horizontal synchronization signal determines...
The horizontal and vertical synchronization signal timing diagram uses a 25.175-MHz clock. Each of the two signals has four regions: B, C, D, and E for the horizontal sync, and P, Q, R, and S for the vertical sync. Controlling the VGA monitor involves getting the correct timing for the regions.

Figure 3—The horizontal and vertical synchronization signal timing diagram uses a 25.175-MHz clock. Each of the two signals has four regions: B, C, D, and E for the horizontal sync, and P, Q, R, and S for the vertical sync. Controlling the VGA monitor involves getting the correct timing for the regions.

<table>
<thead>
<tr>
<th>Time and number of horizontal cycles</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of 25.175-MHz clock cycles</td>
<td>95 cycles</td>
<td>45 cycles</td>
<td>640 cycles</td>
<td>20 cycles</td>
<td>800 cycles</td>
</tr>
<tr>
<td>Time</td>
<td>3.77 µs</td>
<td>1.79 µs</td>
<td>25.42 µs</td>
<td>0.79 µs</td>
<td>31.77 µs</td>
</tr>
</tbody>
</table>

The total number of clock cycles needed for each row scan is 800 clock cycles (95 + 45 + 640 + 20). Notice that with a 25.175-MHz clock, region D requires exactly 640 clock cycles, generating the 640 columns of pixels and 20 clock cycles for region E.

The time it takes to scan a row, while the vertical synchronization signal determines the time it takes to scan the entire screen. Understanding how to control a VGA monitor simply boils down to understanding the timings for these two synchronization signals. By manipulating these two sync signals and the three RGB signals, images are formed on the monitor screen.

**SYNC TIMINGS**

The horizontal and vertical synchronization signal-timing diagram is shown in Figure 3. When inactive, both synchronization signals are at a logic 1 value. A row scan begins with the horizontal sync signal going low for 3.77 µs (region B). A 1.79-µs high on the signal follows this on the signal. Next, the data for the three color signals is sent, one pixel at a time, for the 640 columns for 25.42 µs. Finally, after the last column pixel, there is another 0.79 µs of inactivity on the RGB signal lines for the horizontal retrace before the horizontal sync signal goes low again for the next row scan. The total time to complete one row scan is 31.77 µs.

The timing for the vertical sync signal is analogous to the horizontal one. The 64-µs active low vertical sync signal resets the scan to the top-left corner of the screen (region P). A 1,020-µs high follows this on the signal. Next, there are the 480 31.77-µs row scans, giving a total of 15,250 µs (480 × 31.77), as shown in region R.

Finally, after the last row scan, there is another 450 µs before the vertical sync signal goes low again to start another complete screen scan in the top-left corner. It takes a total of 16,784 µs to complete one full screen scan.

To get the monitor operating properly, simply get the timing correct for the horizontal and vertical sync signals and then send out the RGB data for each pixel at the right column and row position. For example, if you want to turn on the red pixel at row 13 and column 48, wait for the scan to reach row 13 and column 48 and then set the red signal to logic 1. To accomplish this, you need to generate the horizontal and vertical sync signals correctly based on the timing diagrams shown in Figure 3. You also must keep track of the current row and column counts so that you know where the scan is. It turns out that you can do both of these things using the same component, which is the binary up counter. You need two counters. One is for generating the horizontal sync and keeping track of the column count. The second is for generating the vertical sync and keeping track of the row count.

**COUNTING CLOCK CYCLES**

Getting the correct timing for the two synchronization signals is simple if you use the correct clock frequency. To obtain the 480 × 640 screen resolution, use a clock with a 25.175-MHz frequency. A higher clock frequency is needed for a higher screen resolution. For the 25.175-MHz clock, the period is the following:

$$\frac{1}{25.175 \times 10^6}$$

or approximately 0.0397 µs per clock cycle. For region B of the horizontal synchronization signal, you need 3.77 µs, which is approximately 95 clock cycles (3.77/0.0397). For region C, you need 1.79 µs, which is approximately 45 clock cycles. Similarly, you need 640 clock cycles (region D) for the 640 columns of pixels and 20 clock cycles for region E.

Because the vertical sync signal is analogous to the horizontal sync signal, you can perform the same calculations as with the horizontal sync regions to obtain the number of cycles needed for each vertical region. However, instead of using the number of periods of a 25.175-MHz clock, the times for each vertical region are multiples of the horizontal cycle. For example, the time for a hori-
Horizontal cycle is 31.77 µs, and region P requires 64 µs, which is approximately two horizontal cycles (2 × 31.77). Region Q requires 1,020 µs, which equals 32 horizontal cycles (1,020/31.77). Of course, it has to be exactly 480 times, because you need to have 480 rows per screen. The number of horizontal cycles required by the four regions in the vertical sync signal is also summarized in Table 1.

If you use a 25.175-MHz clock to drive a counter so that it increments at every clock cycle, all you have to do to get the correct horizontal sync signal is count the correct number of cycles for each region. Starting the count at zero, set the horizontal sync signal (H_SYNC_OUT) to zero (for low). When the count reaches 95, set H_SYNC_OUT to one (for high). When the count reaches 140 (95 + 45), keep H_SYNC_OUT at one. When the count reaches 780 (95 + 45 + 640), continue to keep H_SYNC_OUT at one. Finally, when the count reaches 800 (95 + 45 + 640 + 20), set H_SYNC_OUT to zero, and reset the counter to zero. This completes one period of the H_SYNC_OUT signal.

Similarly, you can use another counter for the vertical sync signal. The clock for this counter is derived from the horizontal counter so that the vertical counter counts once for each horizontal cycle.

Two 10-bit binary up counters are needed for the horizontal and vertical sync signals. A 9-bit counter can only count up to 512 (2^9), but you need to count up to 528 and 800 for the vertical and horizontal sync signals respectively. A 10-bit counter can count up to 1,024 (2^10). A 10-input AND gate is used for comparing the count with a constant. Figure 4 shows the connection of a 10-input AND gate for comparing with the constant 95. Because 95 equals 0001011111 in binary, bits 6, 8, 9, and 10 (starting from the LSB) of the 10-input AND gate are inverted. Four such comparators are used for the four horizontal regions, each connected according to the ending count value that is to be tested.

Within each region, you need to maintain the value of the horizontal sync sig-

Figure 5—The VGA monitor controller circuit contains the following: a horizontal counter circuit for generating the horizontal sync and column count signals (a); a vertical counter circuit for generating the vertical sync and row count signals (b); a complete VGA controller circuit (c); and a logic symbol for the controller circuit (d).
nal. For example, at count zero, set HSYNC_OUT to zero; but between
counts zero and 95, HSYNC_OUT must
be kept at zero. An SR flip-flop is used to
keep the signal steady. Recall that the SR
flip-flop sets the output Q to a one when
the input set is asserted with a one. It
resets the output Q to a zero when the
input reset is asserted with a one. If both
set and reset inputs are deasserted with a
zero, then the output Q will maintain its
current value. Hence, to obtain the hori-
zontal sync signal, you can assert the
reset input when the count is zero (or
800), and assert the set input when the
count is 95. The Q output of the SR flip-
flop is now the HSYNC_OUT signal.

You can do one of three things to keep
track of the column count from zero to
639 in the D region. The first solution
is to use another counter that counts
from zero to 639 using the same clock
frequency as the horizontal sync counter,
but this counter counts only when the
horizontal sync counter is in region D.
This solution requires an extra counter.

The second solution is to subtract the
offset for the B and C regions, so that
when the horizontal sync counter
reaches 140 (95 + 45), you will subtract
140 to get a zero. Then, 141 minus 140
will produce a one, 142 minus 140 will
produce a two, and so on. This solu-
tion requires an extra subtraction unit.

The last solution is the best. Simply
offset the horizontal sync counter so
that you start the count at the begin-
ning of region D instead of starting it at
the beginning of region B. At the begin-
ning of region D, the count is reset to
zero. At the end of region D, the count
will be at 639. This way, when the
counter is counting in region D, the
count will also represent the correct
column count. Hence, the counter will
reach 800 at the end of region C.

Putting everything together, you get
the circuits shown in Figure 5. Figure 5a
shows the horizontal counter with the
two AND gates for testing for the four
horizontal region values D, D + E, D +
E + B, and D + E + B + C. The output
of the counter is the column count.

The circuit also outputs a ROLL_OVER
signal, which is used to reset the hori-
zontal counter to zero and is also the
clock signal for the vertical counter.

The Photo 1—The VGA monitor screen shows a red border,
two blue letters, and a green square. The UP2 development
board, which contains the FPGA chip with the VGA monitor
domain controller circuit, outputs the video signals to the monitor.

THEORY...
The H_DATA_ON and V_DATA_ON signals are used to enable the color signals. The RGB signals connected to the monitor must be turned on only when the two sync signals are in regions D and R. Three AND gates, when the two sync signals are in the monitor must be turned on only when the counter is at 480. The V_DATA_ON signal is set to a one when the vertical counter is at 640. The V_DATA_ON signal is set to a one when the horizontal counter is at 528. It’s reset to a zero when the counter is at zero (800). The H_SYNC_OUT and V_SYNC_OUT signals connect directly to pins 13, 14, 1, 2, and 3 of the VGA connector. You can optionally connect a switch to the Reset input. The clock source is a 25.175-MHz clock. To display something on the screen, you need to check the values of COLUMN_OUT and ROW_OUT, and set the RED, GREEN, and BLUE signals accordingly.

**CONTROLLER TEST**

To turn on a particular pixel, you need to test the values of the column and row counts from the controller. If they are equal to the location of the pixel you want to turn on, then you assert any of the color signals, and that pixel will be turned on with that color. For example, if you want the pixel at column 3, row 5 to be blue, then you need to check the values of COLUMN_OUT and ROW_OUT from the controller to see if they are equal to three and five respectively. If they are, set the BLUE input signal to a one; otherwise, set it to a zero.

Figure 6 shows the circuit for displaying a red border around the monitor using the VGA monitor controller. Instead of using discrete ICs for constructing the controller circuit, I implemented the controller on an FPGA chip using Altera’s UP2 development board. The board has a built-in VGA connector with the five signal pins connected to the FPGA chip. The VGA monitor controller, along with a demonstration test circuit for creating a screen image, is implemented in the FPGA chip on the board.

Photo 1 shows the UP2 board having the controller circuit and a demonstration test circuit implemented in the FPGA. The demonstration test circuit generates a red border, two blue letters, and a green square on the monitor screen. Rather than manually connecting the numerous AND and OR gates needed for comparing with the various column and row values to turn on the RGB signals, I have written a VHDL code for the test circuit. The complete test circuit code for generating the image is posted on the Circuit Cellar ftp site. After synthesizing the code, the resulting netlist, along with the monitor controller circuit, is downloaded to the FPGA chip. The result is shown on the monitor in Photo 1.

In order to display more complex images, memory is used to keep track of which pixel should be turned on or off and for which color (instead of using numerous AND gates as comparators to check for the current column and row values). If you have one memory location for each color of each pixel, you can use the column and row counts from the controller as the address for the memory. The content of the memory location will be the value for the color signals.

Enoch Hwang has a Ph.D. in computer science. He is currently an associate professor of computer science at La Sierra University and a lecturer at the University of California, Riverside. He is interested in embedded microprocessor systems, automation, and robotics. You may reach him at ehwang@asierra.edu.

![CIRCUIT CELLAR®](www.circuitcellar.com)

**PROJECT FILES**

To download the code, go to ftp.circuitcellar.com/pub/Circuit_Cellar/2004/172.

**SOURCE**

UP2 Development kit
Altera Corp.
www.altera.com