Nios Development Board
Stratix Edition
Rev 01
Do not Stuff R13 for Oscillator operation. Stuff R13 when using Clock input.

Do not Stuff R15 for Oscillator operation. Stuff R15 when using Clock input.
pld_BOOTSEL determines whether to force a boot from the default boot sector, or the user-programmed boot sector.
LAN91C111

INTERFACE PINS

SERIAL AFFIRM

stuff mill & silk milk
wild & wild only when using
the MAN phy instead of the
phy, and resistors mill & silk
mill & silk & silk are

eternet_BE_n3

VCC3_3

R22 R23 R24 R25

LEDLEAK R26

1K

RXD3 RXD2 RXD1

TXD3 TXD2 TXD1

TXDV CRS COL RXER RXDV

TXEN TX100 RXDV RXER

interface pins

pull-up/pull-downs

VCC3_3

R28

47nH

C28 C29 C31 C32 C33 C34

VCC3_3

LAN91C111

Nios Dev Board, Stratix Edition

Altera Corporation

10 Cooper Street, Suite 201

P06-08468-01

Date: February 14, 2003

Page 5 of 44
Flash chip is 8M x 8 for
8Mbytes of flash
Do not stuff R179, R180, R181, R182, or R183 unless using the FS2 attachment to program the straitx device.
Label this button very clearly with the words: CPU RESET and put a box around the button and text.
PLD Control Signals

- Stuff R46 and not R48 to enable PLL's. To disable PLL's, stuff R48 and not R46.
- Stuff either the pull up resistor or the pull down resistor (never both). The pull up resistor is stuffed to disable weak pull up resistors on all pins during powerup and programming. The pull down resistor is stuffed to enable these pull ups on all pins.
MISC 3.3V CAPS SCATTER AROUND BOARD

MISC 5V CAPS SCATTER AROUND BOARD

CON3 Caps VCC5

J12 and J13 Caps VCC3_3

J15 and J17 Caps VCC3_3

U57

SRAM U35 U36

Nios Dev Board, Stratix Edition

Altera Corporation

110 Cooper Street, Suite 201

Title

Size Document Number Rev

Date: Friday, February 14, 2003

Sheet 22 of 34

P06-08468-01 01
Label this button very clearly with the words, POWER ON RESET and put a box around the button and text.
R65 and R107 are stuff options for the IDE determining whether IDE_INTRQ gets a pull down or pull up. R65 should be a nostuff for production.
Compaq Flash Socket

Nios Dev Board, Stratix Edition

Altera Corporation
110 Cooper Street, Suite 201

Title

Size Document Number Rev
A P06-08468-01 01

Date: Friday, February 14, 2003 Sheet 27 of 34
Pin 20 is a keying pin that should be clipped as a part of the production process.
R74 and R108 are stuff options for the IDE determining whether IDE_INTRQ gets a pull down or pull up. R74 should be a stuff for production.
Pin 20 is a keying pin that should be clipped as a part of the production process.
Serial Ports

[Diagram of serial ports connections]

Data Incorpation
10 Cooper Street, Suite 201

File
Nios Dev Board, Stratix Edition

Page 30 of 41
One bank of 256K x 32 SRAM (two 256K x 16 parts in parallel) = 1Mbyte of SRAM